module sim(); reg clk,rst,in; wire out; initial begin clk <= 0; rst <= 0; in <= 0; #10 rst <= 1; end always #25 clk <= ~clk;
